

targetDP Specification

Version 0.1.0

Alan Gray and Kevin Stratford

January 15, 2016

Contents

1	Introduction	2
2	Execution model	4
3	Memory model	6
3.1	Model overview	6
3.2	Implementation	7
4	Memory Management	8
4.1	targetMalloc	9
4.2	targetCalloc	10
4.3	targetMallocUnified	11
4.4	targetCallocUnified	12
4.5	targetFree	13
4.6	copyToTarget	14
4.7	copyFromTarget	15
4.8	copyDeepDoubleArrayToTarget	16
4.9	copyDeepDoubleArrayFromTarget	17
4.10	targetZero	18
4.11	targetSetConstant	19
4.12	targetConst	20
4.13	copyConstToTarget	21
4.14	copyConstFromTarget	22
4.15	targetConstAddress	23
4.16	targetInit3D	24

CONTENTS

4.17	targetFinalize3D	25
4.18	copyToTargetPointerMap3D	26
4.19	copyFromTargetPointerMap3D	27
5	Data Parallel Execution	28
5.1	targetEntry	29
5.2	target	30
5.3	targetHost	31
5.4	targetLaunch	32
5.5	targetSynchronize	33
5.6	targetTLP	34
5.7	targetILP	35
5.8	targetCoords3D	36
5.9	targetIndex3D	37
6	Example	38

Chapter 1

Introduction

It is becoming increasingly difficult for applications to exploit modern computers, which continue to increase in complexity and diversity with features including multicore/manycore CPUs, vector floating point units, accelerators such as GPUs and non-uniform distributed memory spaces. From a scientist's perspective, it is not only imperative to achieve performance, but also to retain maintainability, sustainability and portability. The use of a simplistic, well structured and clearly defined abstraction layer such as targetDP can allow the programmer to express the scientific problems in a way that will automatically achieve good performance across the range of leading hardware solutions.

The targetDP API (first introduced in [1]) provides an abstraction layer which allows applications to target Data Parallel hardware in a platform agnostic manner, by abstracting the memory spaces and hierarchy of hardware parallelism. Applications written using targetDP syntax are performance portable: the same source code can be compiled for different targets (where we currently support GPU accelerators and modern multicore or manycore SIMD CPUs), without performance overheads. The model is appropriate for abstracting the parallelism contained within each compute node, and can be combined with, e.g. MPI to allow use on systems containing multiple nodes. The targetDP API is primarily aimed at the types of parallelism found in grid-based applications, but may be applicable to a wider class of problems.

The targetDP memory and execution models are described in Chapters 2 and 3 respectively, and the document goes on to specify the memory management functionality in Chapter 4 and data parallel execution functionality in Chapter 5. Implementation details are also provided for the existing C and CUDA versions

1 of targetDP throughout these chapters. Finally, a simple example is given to
2 demonstrate usage in Chapter 6.

3 **Glossary**

- 4 • CPU: Central Processing Unit. The main computer chip used in a system,
5 suitable for a wide variety of computational tasks.
- 6 • Accelerator: A processing unit which is not used in isolation, but instead
7 in tandem with the CPU, with the aim of improving the performance of
8 key code sections.
- 9 • GPU: Graphics Processing Unit. A type of accelerator, originally evolved
10 to render graphics content (particularly to satisfy demands of the gaming
11 industry), but now widely used for general purpose computation.
- 12 • Host: Another term for the CPU that “hosts” the application.
- 13 • Data Parallel: The type of algorithmic parallelism involved where a
14 single operation is performed to each element of a data set. The extent of
15 parallelism is determined by the size of the data set.
- 16 • Target: The device targeted for execution of data parallel operations.
17 Depending on the underlying hardware available, the target could simply
18 be the a CPU, or it could be a separate device such as an accelerator.
- 19 • CUDA: Compute Unified Device Architecture. The parallel platform and
20 model created by NVIDIA to allow general purpose programming of their
21 GPU architectures.
- 22 • TLP: Thread Level Parallelism.
- 23 • ILP: Instruction Level Parallelism.

Chapter 2

Execution model

The terminology “host” is used to refer to the CPU that is hosting the execution of the application, and “target” refers to the device targeted for execution of data parallel operations. The target could be the same CPU as the host, or it could be a separate device such as an accelerator (depending on the hardware available).

The targetDP API follows the fork-join model of parallel execution. When the application initiates, a single thread executes sequentially on the host, until it encounters a function to be launched on the target. This function will be executed by a team of threads on the target cooperating in a data-parallel manner (e.g. for a structured grid problem each thread is responsible for a subset of the grid). Each thread in the team will have a unique index. For some architectures, it is important to expose not just thread-level parallelism (TLP), but also instruction-level parallelism (ILP). The targetDP model facilitates this by allowing striding at the thread level, such that each thread can operate on a chunk of data (e.g. multiple grid points) at the instruction level. The size of the chunk, which we call the “Virtual Vector Length” (VVL), can be tuned to the hardware.

To ensure that the target function has completed, a `targetSynchronize` statement should follow the code location where target function is launched. When the initial thread encounters this statement, it will wait until the target region has completed. It is possible, in principle, for the initial thread to execute other instructions (which do not depend on the results of the target function), after the function launch but before the synchronisation call. This may result in overlapping of host and target execution, and hence optimisation, in some implementations. Once the target function has completed, the initial thread

1 will continue sequentially until another target function launch is encountered.

2 Within each target function, each thread is given a unique index which it
3 uses to work in a data-parallel manner. Each thread works independently from
4 all others, but usually operating on a shared data structure where the index is
5 used to determine the portion of data to process.

6 In applications, it is sometimes necessary to perform reductions, where mul-
7 tiple data values are combined in a certain way. For example, values existing on
8 each grid point may be summed into a single total value. The targetDP model
9 supports such operations in a simplistic way. It is the responsibility of the appli-
10 cation to create the array of values (using standard targetDP functionality) to
11 act as the input to the reduction operation. The application can then pass this
12 array to the API function corresponding to the desired reduction operation (e.g.
13 `targetDoubleSum` for the summation of an array of double-precision Values). If
14 the required reduction operation does not yet exist, the user can simply extend
15 the targetDP API using existing functionality as a template.

Chapter 3

Memory model

3.1 Model overview

The targetDP model draws a distinction between the memory space accessed by the host and that accessed by the target. Even although there is a trend towards “unified” address spaces, on which this distinction is not strictly required for applications to run successfully, such visibility at the application level is often crucial to allow good performance when running on those target architectures that have associated high-bandwidth memory systems (such as GPU and Intel Xeon Phi architectures). In the targetDP model, it is assumed that code executed on the host always accesses the host memory space, and code executed on the target (i.e. within target functions) always accesses the target memory space. The host memory space can be initialised using regular C/C++ functionality, and the targetDP API provides the functionality necessary to manage the target memory space and transfer data between the host and target. For each data-parallel data structure, the programmer should create both host and target copies, and should update these from each other as and when required.

3.1.1 Host memory model

The sequential thread executing host code should always access host data structures. The memory model is the same as one would expect from a regular sequential application.

1 **3.1.2 Target memory model**

2 The team of threads performing the execution of target functions should always
3 act on target data structures. These data structures can take one of 3 forms:

- 4 1. Those created using the targetDP memory allocation API functions. These
5 are shared between all threads in the team, where each thread should use
6 its unique index to access the portion of data for which it is responsible.
- 7 2. Those created using the targetDP constant data management functionality.
8 These are read-only and normally used for relatively small amounts of
9 constant data.
- 10 3. Those declared within the body of a target function. These are private to
11 each thread in the team and should be used for temporary scratch struc-
12 tures.

13 **3.2 Implementation**

14 **3.2.1 C**

15 The target memory structures will exist on the same physical memory as the host
16 structures. The implementation may either use separate target copies (managed
17 using regular C/C++ memory management functionality), or use pointer alias-
18 ing for the target versions such that a reference to any part of a target structure
19 will correspond to exactly the same physical address as that of the correspond-
20 ing host structure.

21 **3.2.2 CUDA**

22 The target memory space will exist on the distinct GPU memory, i.e. in a sepa-
23 rate memory space from the host structures.

¹ **Chapter 4**

² **Memory Management**

³ This chapter specifies the memory management functionality in targetDP.

1 **4.1 targetMalloc**

2 **4.1.1 Description**

3 The targetMalloc function allocates memory on the target.

4 **4.1.2 Syntax**

5 `void targetMalloc(void** targetPtr, size_t n);`

- 6 • targetPtr: A pointer to the allocated memory.
- 7 • n: The number of bytes to be allocated.

8 **4.1.3 Example**

9 See Line 1 in Figure 6.3 in Section 6.

10 **4.1.4 Implementation**

11 **C**

12 `malloc`

13 **CUDA**

14 `cudaMalloc`

1 **4.2 targetCalloc**

2 **4.2.1 Description**

3 The `targetCalloc` function allocates, and initialises to zero, memory on the
4 target.

5 **4.2.2 Syntax**

6 `void targetCalloc(void** targetPtr, size_t n);`

- 7 • `targetptr`: A pointer to the allocated memory.
- 8 • `n`: The number of bytes to be allocated.

9 **4.2.3 Example**

10 Analogous to Line 1 in Figure 6.3 in Section 6.

11 **4.2.4 Implementation**

12 **C**

13 `calloc`

14 **CUDA**

15 `cudaMalloc` followed by `cudaMemset`

1 **4.3 targetMallocUnified**

2 **4.3.1 Description**

3 The `targetMallocUnified` function allocates unified memory that can be ac-
4 cessed on the host or the target. This should be used with caution since it may
5 result in poor performance relative to use of `targetMalloc`.

6 **4.3.2 Syntax**

7 `void targetMallocUnified(void** targetPtr, size_t n);`

- 8 • `targetptr`: A pointer to the allocated memory.
- 9 • `n`: The number of bytes to be allocated.

10 **4.3.3 Example**

11 Analogous to Line 1 in Figure 6.3 in Section 6.

12 **4.3.4 Implementation**

13 **C**

14 `malloc`

15 **CUDA**

16 `cudaMallocManaged`

1 **4.4 targetCallocUnified**

2 **4.4.1 Description**

3 The `targetCallocUnified` function allocates, and initialises to zero, unified
4 memory that can be accessed on the host or the target. This should be used with
5 caution since it may result in poor performance relative to use of `targetCalloc`.

6 **4.4.2 Syntax**

7 `void targetCallocUnified(void** targetPtr, size_t n);`

- 8 • `targetptr`: A pointer to the allocated memory.
- 9 • `n`: The number of bytes to be allocated.

10 **4.4.3 Example**

11 Analogous to Line 1 in Figure 6.3 in Section 6.

12 **4.4.4 Implementation**

13 **C**

14 `calloc`

15 **CUDA**

16 `cudaMallocManaged` followed by `cudaMemset`

1 **4.5 targetFree**

2 **4.5.1 Description**

3 The targetFree function deallocates memory on the target.

4 **4.5.2 Syntax**

5 `void targetFree(void* targetPtr);`

- 6 • targetPtr: A pointer to the memory to be freed.

7 **4.5.3 Example**

8 See Line 11 in Figure 6.3 in Section 6.

9 **4.5.4 Implementation**

10 **C**

11 `free`

12 **CUDA**

13 `cudaFree`

1 **4.6 copyToTarget**

2 **4.6.1 Description**

3 The copyToTarget function copies data from the host to the target.

4 **4.6.2 Syntax**

5 `void copyToTarget(void* targetData, const void* data, size_t n);`

- 6 • targetData: A pointer to the destination array on the target.
- 7 • data: A pointer to the source array on the host.
- 8 • n: The number of bytes to be copied.

9 **4.6.3 Example**

10 See Line 3 in Figure 6.3 in Section 6.

11 **4.6.4 Implementation**

12 **C**

13 `memcpy`

14 **CUDA**

15 `cudaMemcpy`

1 **4.7 copyFromTarget**

2 **4.7.1 Description**

3 The copyFromTarget function copies data from the target to the host.

4 **4.7.2 Syntax**

5 `void copyFromTarget(void* data, const void* targetData, size_t n);`

- 6 • data: A pointer to the destination array on the host.
- 7 • targetData: A pointer to the source array on the target.
- 8 • n: The number of bytes to be copied.

9 **4.7.3 Example**

10 See Line 9 in Figure 6.3 in Section 6.

11 **4.7.4 Implementation**

12 **C**

13 `memcpy`

14 **CUDA**

15 `cudaMemcpy`

1 **4.8 copyDeepDoubleArrayToTarget**

2 **4.8.1 Description**

3 The `copyDeepDoubleArrayToTarget` function copies an array of double preci-
4 sion values from the host to the target, where the array is contained within
5 another object.

6 **4.8.2 Syntax**

```
7 void copyDeepDoubleArrayToTarget(void* targetObjectAddress,  
8     void* hostObjectAddress,void* hostComponentAddress,size_t n);
```

- 9 • `targetObjectAddress`: A pointer to the target copy of the object that
10 contains the data array.
- 11 • `hostObjectAddress`: A pointer to the host copy of the object that contains
12 the data array.
- 13 • `hostComponentAddress`: A pointer to the host copy of the start of the
14 array contained within the object.
- 15 • `n`: The number of elements to be copied.

16 **4.8.3 Implementation**

17 **C**

18 Pointer arithmetic to determine memory locations, followed by `memcpy`

19 **CUDA**

20 Pointer arithmetic to determine memory locations, followed by `cudaMemcpy`

1 **4.9 copyDeepDoubleArrayFromTarget**

2 **4.9.1 Description**

3 The `copyDeepDoubleArrayTFromTarget` function copies an array of double pre-
4 cision values from the target to the host, where the array is contained within
5 another object.

6 **4.9.2 Syntax**

7 `void copyDeepDoubleArrayFromTarget(void* hostObjectAddress,`
8 `void* targetObjectAddress, void* hostComponentAddress, size_t n);`

- 9 • `hostObjectAddress`: A pointer to the host copy of the object that contains
10 the data array.
- 11 • `targetObjectAddress`: A pointer to the target copy of the object that
12 contains the data array.
- 13 • `hostComponentAddress`: A pointer to the host copy of the start of the
14 array contained within the object.
- 15 • `n`: The number of elements to be copied.

16 **4.9.3 Implementation**

17 **C**

18 Pointer arithmetic to determine memory locations, followed by `memcpy`

19 **CUDA**

20 Pointer arithmetic to determine memory locations, followed by `cudaMemcpy`

1 **4.10 targetZero**

2 **4.10.1 Description**

3 The targetZero function sets a (double precision) array on the target to zero.

4 **4.10.2 Syntax**

5 `void targetZero(double* targetData, size_t n);`

- 6 • targetData: A pointer to the array on the target.
- 7 • n: The number of elements in the array.

8 **4.10.3 Implementation**

9 **C**

10 A loop to zero each element.

11 **CUDA**

12 A kernel to zero each element.

1 **4.11 targetSetConstant**

2 **4.11.1 Description**

3 The `targetSetConstant` function sets each element of a (double precision) ar-
4 ray on the target to the specified constant value.

5 **4.11.2 Syntax**

6 `void targetSetConstant(double* targetData, double value, size_t n);`

- 7 • `targetData`: A pointer to the array on the target.
- 8 • `value`: The value.
- 9 • `n`: The number of elements in the array.

10 **4.11.3 Implementation**

11 **C**

12 A loop to set each element.

13 **CUDA**

14 A kernel to set each element.

1 **4.12 targetConst**

2 **4.12.1 Description**

3 The `__targetConst__` keyword is used in a variable or array declaration to
4 specify that the corresponding data can be treated as constant (read-only) on
5 the target.

6 **4.12.2 Syntax**

7 `__targetConst__ type variableName`

- 8 • `variableName`: The name of the variable or array.
- 9 • `type`: The type of variable or array.

10 **4.12.3 Example**

11 See Line 3 in Figure 6.3 in Section 6.

12 **4.12.4 Implementation**

13 **C**

14 Holds no value

15 **CUDA**

16 `__constant__`

1 **4.13 copyConstToTarget**

2 **4.13.1 Description**

3 The `copyConstToTarget` function copies data from the host to the target, where
4 the data will remain constant (read-only) during the execution of functions on
5 the target.

6 **4.13.2 Syntax**

7 `void copyConstToTarget(void* targetData, const void* data, size_t n);`

- 8 • `targetData`: A pointer to the destination array on the target. This must
9 have been declared using the `__targetConst__` keyword.
- 10 • `data`: A pointer to the source array on the host.
- 11 • `n`: The number of bytes to be copied.

12 **4.13.3 Example**

13 See Line 4 in Figure 6.3 in Section 6.

14 **4.13.4 Implementation**

15 **C**

16 `memcpy`

17 **CUDA**

18 `cudaMemcpyToSymbol`

1 **4.14 copyConstFromTarget**

2 **4.14.1 Description**

3 The `copyConstFromTarget` function copies data from a constant data location
4 on the target to the host.

5 **4.14.2 Syntax**

6 `void copyConstToTarget(void* targetData, const void* data, size_t n);`

- 7 • `data`: A pointer to the destination array on the host.
- 8 • `targetData`: A pointer to the source array on the target. This must have
9 been declared using the `__targetConst__` keyword.
- 10 • `n`: The number of bytes to be copied.

11 **4.14.3 Example**

12 Analogous to Line 4 in Figure 6.3 in Section 6.

13 **4.14.4 Implementation**

14 **C**

15 `memcpy`

16 **CUDA**

17 `cudaMemcpyFromSymbol`

1 **4.15 targetConstAddress**

2 **4.15.1 Description**

3 The `targetConstAddress` function provides the target address for a constant
4 object.

5 **4.15.2 Syntax**

6 `void targetConstAddress(void** address, objectType object);`

- 7 • `address` (output): The pointer to the constant object on the target.
- 8 • `objectType`: The type of the object.
- 9 • `object` (input): The constant object on the target. This should have been
10 declared using the `__targetConst__` keyword.

11 **4.15.3 Implementation**

12 **C**

13 Explicit copying of address.

14 **CUDA**

15 `cudaGetSymbolAddress`

1 **4.16 targetInit3D**

2 **4.16.1 Description**

3 The `targetInit3D` initialises the environment required to perform any of the
4 “3D” operations described in the rest of this chapter.

5 **4.16.2 Syntax**

6 `void targetInit3D(size_t extent, size_t nFields);`

- 7 • `extent`: The total extent of data parallelism (e.g. the number of lattice
8 sites).
- 9 • `nFields`: The extent of data resident within each parallel partition (e.g.
10 the number of fields per lattice site).

1 **4.17 targetFinalize3D**

2 **4.17.1 Description**

3 The targetFinalize3D finalises the targetDP 3D environment.

4 **4.17.2 Syntax**

5 `void targetFinalize3D();`

1 **4.18 copyToTargetPointerMap3D**

2 **4.18.1 Description**

3 The `copyToTargetPointerMap3D` function copies a subset of lattice data from
4 the host to the target. The sites to be included are defined using an array of
5 pointers passed as input.

6 **4.18.2 Syntax**

```
7 void copyToTargetPointerMap3D(void* targetData, const void* data,  
8                               size_t extent3D[3], size_t nField,  
9                               int includeNeighbours, void** pointerArray);
```

- 10 • `targetData`: A pointer to the destination array on the target.
- 11 • `data`: A pointer to the source array on the host.
- 12 • `extent3D`: An array of 3 integers corresponding to the 3D dimensions of
13 the lattice.
- 14 • `nField`: The number of fields per lattice site.
- 15 • `includeNeighbours`: A Boolean switch to specify whether each included
16 site should also have its neighbours included (in the 19-point 3D stencil).
- 17 • `pointerArray`: An array of `nSite` pointers, where `nSite` is the total num-
18 ber of lattice sites. Each lattice site should be included unless the pointer
19 corresponding to that site is `NULL`.

1 **4.19 copyFromTargetPointerMap3D**

2 **4.19.1 Description**

3 The `copyFromTargetPointerMap3D` function copies a subset of lattice data from
4 the target to the host. The sites to be included are defined using an array of
5 pointers passed as input.

6 **4.19.2 Syntax**

```
7 void copyFromTargetPointerMap3D(void* data, const void* targetData,  
8     size_t extent3D[3], size_t nField,  
9     int includeNeighbours, void** pointerArray);
```

- 10 • `data`: A pointer to the destination array on the host.
- 11 • `targetData`: A pointer to the source array on the target.
- 12 • `extent3D`: An array of 3 integers corresponding to the 3D dimensions of
13 the lattice.
- 14 • `nField`: The number of fields per lattice site.
- 15 • `includeNeighbours`: A Boolean switch to specify whether each included
16 site should also have its neighbours included (in the 19-point 3D stencil).
- 17 • `pointerArray`: An array of `nSite` pointers, where `nSite` is the total num-
18 ber of lattice sites. Each lattice site should be included unless the pointer
19 corresponding to that site is `NULL`.

¹ **Chapter 5**

² **Data Parallel Execution**

³ This chapter specifies the data parallel execution functionality in targetDP.

1 **5.1 targetEntry**

2 **5.1.1 Description**

3 The `__targetEntry__` keyword is used in a function declaration or definition
4 to specify that the function should be compiled for the target, and that it will be
5 called directly from host code.

6 **5.1.2 Syntax**

7 `__targetEntry__` functionReturnType functionName(...

- 8 • `functionName`: The name of the function to be compiled for the target.
- 9 • `functionReturnType`: The return type of the function.
- 10 • ... the remainder of the function declaration or definition.

11 **5.1.3 Example**

12 See Line 5 in Figure 6.2 in Section 6.

13 **5.1.4 Implementation**

14 **C**

15 Holds no value.

16 **CUDA**

17 `__global__`

1 **5.2 target**

2 **5.2.1 Description**

3 The `__target__` keyword is used in a function declaration or definition to spec-
4 ify that the function should be compiled for the target, and that it will be called
5 from a `targetEntry` or another `target` function.

6 **5.2.2 Syntax**

7 `__target__` `functionReturnType` `functionName`(...

- 8 • `functionName`: The name of the function to be compiled for the target.
- 9 • `functionReturnType`: The return type of the function.
- 10 • ... the remainder of the function declaration or definition.

11 **5.2.3 Example**

12 Analogous to Line 5 in Figure 6.2 in Section 6.

13 **5.2.4 Implementation**

14 **C**

15 Holds no value.

16 **CUDA**

17 `__device__`

1 **5.3 targetHost**

2 **5.3.1 Description**

3 The `__targetHost__` keyword is used in a function declaration or definition to
4 specify that the function should be compiled for the host.

5 **5.3.2 Syntax**

6 `__targetHost__ functionReturnType functionName(...`

- 7 • `functionName`: The name of the function to be compiled for the host.
- 8 • `functionReturnType`: The return type of the function.
- 9 • ... the remainder of the function declaration or definition.

10 **5.3.3 Example**

11 Analogous to Line 5 in Figure 6.2 in Section 6.

12 **5.3.4 Implementation**

13 **C**

14 Holds no value.

15 **CUDA**

16 `extern 'C' __host__`

1 **5.4 targetLaunch**

2 **5.4.1 Description**

3 The `__targetLaunch__` syntax is used to launch a function across a data parallel
4 target architecture.

5 **5.4.2 Syntax**

```
6 functionName __targetLaunch__(size_t extent) \  
7     (functionArgument1,functionArgument2,...);
```

- 8 • **functionName**: The name of the function to be launched. This function
9 must be declared as `__targetEntry__`.
- 10 • **functionArguments**: The arguments to the function `functionName`
- 11 • **extent**: The total extent of data parallelism.

12 **5.4.3 Example**

13 See Line 6 in Figure 6.3 in Section 6.

14 **5.4.4 Implementation**

15 **C**

16 Holds no value.

17 **CUDA**

18 CUDA `<<<...>>>` syntax.

1 **5.5 targetSynchronize**

2 **5.5.1 Description**

3 The targetSynchronize function is used to block until the preceding __targetLaunch__
4 has completed.

5 **5.5.2 Syntax**

6 `void targetSynchronize();`

7 **5.5.3 Example**

8 See Line 7 in Figure 6.3 in Section 6.

9 **5.5.4 Implementation**

10 **C**

11 Dummy function.

12 **CUDA**

13 `cudaThreadSynchronize`

1 **5.6 targetTLP**

2 **5.6.1 Description**

3 The `__targetTLP__` syntax is used, within a `__targetEntry__` function, to
4 specify that the proceeding block of code should be executed in parallel and
5 mapped to thread level parallelism (TLP). Note that the behaviour of this op-
6 eration depends on the defined virtual vector length (VVL), which controls the
7 lower-level Instruction Level Parallelism (ILP) (see following section).

8 **5.6.2 Syntax**

```
9 __targetTLP__(int baseIndex, size_t extent)  
10 {  
11 //code to be executed in parallel  
12 }
```

- 13 • extent: The total extent of data parallelism, including both TLP and ILP
- 14 • baseIndex: the TLP index. This will vary from 0 to extent-VVL with
15 stride VVL. This index should be combined with the ILP index to access
16 shared arrays within the code block (see following section).

17 **5.6.3 Example**

18 See Line 8 in Figure 6.2 in Section 6.

19 **5.6.4 Implementation**

20 **C**

21 OpenMP parallel loop.

22 **CUDA**

23 CUDA thread lookup.

1 **5.7 targetILP**

2 **5.7.1 Description**

3 The `__targetILP__` syntax is used, within a `__targetTLP__` region, to specify
4 that the proceeding block of code should be executed in parallel and mapped to
5 instruction level parallelism (ILP), where the extent of the ILP is defined by the
6 virtual vector length (VVL) in the targetDP implementation (see 2).

7 **5.7.2 Syntax**

```
8 __targetILP__(int vecIndex)
9 {
10 //code to be executed in parallel
11 }
```

- 12 • `baseIndex`: the ILP index. This will vary from 0 to `VVL-1`. This index
13 should be combined with the TLP index to access shared arrays within the
14 code block (see previous section).

15 **5.7.3 Example**

16 See Line 13 in Figure 6.2 in Section 6.

17 **5.7.4 Implementation**

18 **C**

19 Short vectorizable loop.

20 **CUDA**

21 Short vectorizable loop.

1 **5.8 targetCoords3D**

2 **5.8.1 Description**

3 The `targetCoords3D` function provides the 3D lattice coordinates correspond-
4 ing to a specified linear index.

5 **5.8.2 Syntax**

6 `void targetCoords3D(int coords3D[3], int extent3D[3], int index);`

- 7 • `coords3D` (output): an array of 3 integers to be populated with the 3D
8 coordinates.
- 9 • `extent3D` (input): An array of 3 integers corresponding to the 3D dimen-
10 sions of the lattice.
- 11 • `index` (input): the linear index.

1 **5.9 targetIndex3D**

2 **5.9.1 Description**

3 The `targetIndex3D` function returns the linear index corresponding to a speci-
4 fied set of 3D lattice coordinates.

5 **5.9.2 Syntax**

6 `int targetIndex3D(int Xcoord,int Ycoord,int Zcoord,int extent3D[3]);`

- 7 • Xcoord (input): the specified coordinate in the X direction.
- 8 • Ycoord (input): the specified coordinate in the Y direction.
- 9 • Zcoord (input): the specified coordinate in the Z direction.
- 10 • extent3D (input): an array of 3 integers corresponding to the 3D dimen-
11 sions of the lattice.

1 Chapter 6

2 Example

3 Consider a simple example: the scaling of a 3-vector field by a constant, as
4 implemented in a sequential programming style in Figure 6.1. On each lattice
5 site exists a 3-vector (a collection of three values corresponding to the 3 spatial
6 dimensions). The outer loop corresponds to lattice sites, and the inner loop to
7 the 3 components within each lattice site. This is a simple example of operations
8 on “multi-valued” data, a very common situation in scientific simulations.

9 The lattice-based parallelism corresponding to the outer loop can be mapped
10 to data parallel hardware using targetDP. We introduce targetDP by replac-
11 ing the sequential code with the function given in Figure 6.2. The `t_` syn-
12 tax is used to identify target data structures. The `__targetEntry__` syntax is
13 used to specify that this function is to be executed on the target, and it will
14 be called from host code. We expose the lattice-based parallelism to each of
15 the TLP and ILP levels of hardware parallelism through use of the combina-
16 tion `__targetTLP__(baseIndex,N)` and `__targetILP__(vecIndex)` (See Sec-
17 tions 5.6 and 5.7). The former specifies that lattice-based parallelism should
18 be mapped to TLP, where each thread operates on a chunk of lattice sites. The
19 latter specifies that the sites within each chunk should be mapped to ILP. It can
20 be seen that the `t_field` array is accessed by combining these indexes. The
21 size of the chunk can be set within the targetDP implementation, to give the
22 best performance for a particular architecture.

23 The `scale` function is called from host code as shown in Figure 6.3. The
24 memory management facilities are used to allocate and transfer data to and
25 from the target, as described in Chapter 4.

```
for (idx = 0; idx < N; idx++) { //loop over lattice sites 1
    int iDim; 2
    for (iDim = 0; iDim < 3; iDim++) 3
        field[iDim*N+idx] = a*field[iDim*N+idx]; 4
    } 5
```

Figure 6.1: A sequential implementation of the scalar multiplication of each element of a lattice data structure.

```
//declare constant variable 1
__targetConst__ double t_a; 2
3
__targetEntry__ void scale(double* t_field) { 4
5
    int baseIndex; 6
    __targetTLP__(baseIndex, N) { 7
8
9
        int iDim, vecIndex; 10
        for (iDim = 0; iDim < 3; iDim++) { 11
12
13
            __targetILP__(vecIndex) \ 13
                t_field[iDim*N + baseIndex + vecIndex] = \ 14
                t_a*t_field[iDim*N + baseIndex + vecIndex]; 15
        } 16
    } 17
    return; 18
} 19
```

Figure 6.2: The targetDP implementation of the scalar multiplication kernel.

```
targetMalloc((void **) &t_field , datasize); 1
copyToTarget(t_field , field , datasize); 2
copyConstToTarget(&t_a , &a, sizeof(double)); 3
scale __targetLaunch__(N) (t_field); 4
targetSynchronize(); 5
copyFromTarget(field , t_field , datasize); 6
targetFree(t_field); 7
8
9
10
11
```

Figure 6.3: The host code used to invoke the targetDP scalar multiplication kernel.

¹ Bibliography

- ² [1] Alan Gray and Kevin Stratford, *targetDP: an Abstraction of Lattice Based Par-*
³ *allelism with Portable Performance*, Proceedings of 2014 IEEE International
⁴ Conference on High Performance Computing and Communications (HPCC),
⁵ 312-315 (2014), arxiv.org/abs/1405.6162