Skip to content
GitLab
Commit f01a74d2 authored by Victor's avatar Victor
Browse files

CLEAN system table

parent f6352cde
Hide whitespace changes
Inline Side-by-side
doc/sphinx/4ip_extension.rst
View file @ f01a74d2
......@@ -70,19 +70,18 @@ The table :ref:`table-pcp-systems` sums up the when registration process starts:
.. table:: PCP Systems
:widths: auto
+--------------+--------------+----------------------------+---------------+-----------------------------+
| Technology | Theoretical | Manufacturer | Host | Availability |
| | peak perf | | | |
+==============+==============+============================+===============+=============================+
| Power8 + GPU | 877 TFlop/s | `E4 computer engineering`_ | CINECA_ (It) | Start migration of nodes to |
| | | | | CINECA in June/July 2017 |
| | | | | **shifted to midSeptember** |
+--------------+--------------+----------------------------+---------------+-----------------------------+
| Xeon Phi | 512 TFlop/s | `Atos/Bull`_ | CINES_ (Fr) | June 2017 (now availabe) |
+--------------+--------------+----------------------------+---------------+-----------------------------+
| FPGA | N/A | MAXELER_ | JSC_ (De) | August 2017 |
| | | | | **shifted to midSeptember** |
+--------------+--------------+----------------------------+---------------+-----------------------------+
+--------------+--------------+----------------------------+---------------+-------------------------------+
| Technology | Theoretical | Manufacturer | Host | Availability |
| | peak perf | | | |
+==============+==============+============================+===============+===============================+
| Power8 + GPU | 877 TFlop/s | `E4 computer engineering`_ | CINECA_ (It) | June/July 2017 |
| | | | | **shifted to mid-September** |
+--------------+--------------+----------------------------+---------------+-------------------------------+
| Xeon Phi | 512 TFlop/s | `Atos/Bull`_ | CINES_ (Fr) | June 2017 (now availabe) |
+--------------+--------------+----------------------------+---------------+-------------------------------+
| FPGA | N/A | MAXELER_ | JSC_ (De) | August 2017 |
| | | | | **shifted to mid-September** |
+--------------+--------------+----------------------------+---------------+-------------------------------+
.. note:: The registration process included whithin is aimed at BCOs only.
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment